An introduction of HK/MG into gate-first CMOS device is strongly required to meet a requirement of ultra-short gate length in 28nm node and beyond. Recently, La-cap process [1, 2] is frequently used as an EWF tuning process for Hf-based HK/MG nMOS and the EWF modulation has been revealed to be originated from La-induced dipoles at HK/SiO 2 interface [3] . Since the V fb or V th shift is ruled by the amount of La atoms diffused through HK layer, the La-cap process seems to be quite a high-k layer sensitive process. Although a process of La(O)-cap "below" high-k (HfSiO) with a laser annealing [4, 5] has been proposed, its stability under a conventional high temperature spike annealing have not been clarified yet. Besides, La induces k-value enhancement makes T inv mismatch between nMOS and pMOS large. This is another issue for La incorporation process.
Experimental
Figure 1(a) shows process flow and stack structure of bottom-La inserted HfSiON gate dielectrics. Prior to HfSiO x deposition, La was deposited directly on interfacial layer. Then, HfSiO x was deposited by MOCVD using TDEAH, TDMAS and oxygen followed by plasma nitridation and post nitridation annealing. La-capped (top-La) HfSiON ( Fig.  1(b) ) were also fabricated for comparison. To evaluate V fb , EOT and J g , MOS capacitors were fabricated using TaC-MIPS and Ni-FUSI gate electrode. HfCN films were deposited by MOCVD with TDEAH as a precursor. With the HfCN films, MIPS-gate MOSFETs were fabricated using a conventional gate-first CMOS process. A spike annealing at a temperature of above 1050ºC was performed for all devices. Figure 2 shows V fb shift dependence on La thickness in top-La process. The V fb shifts caused by top-La strongly depend on the HfSiO x thickness, [N] and Hf/(Hf+Si). This means that the V fb shifts are unstable against high-k process fluctuations and cannot be controlled by deposited La thickness only. On the contrary, V fb shifts are almost independent of the [N] and thickness of HfSiON, in the case of direct insertion of bottom-La, as is shown in Fig. 3 . V fb shifts of more than 400mV are obtained by only 0.3nm-thick bottom-La insertion. In addition to the V fb shifts, remarkable EOT reductions up to 0.17nm are obtained as shown in Fig.  4 . HR-RBS measurement (Fig. 5) revealed that the majority of La atoms stayed in the HfSiON/SiO 2 interface to form the dipoles and some interaction with SiO 2 IFL and HfSiON might occur to reduce the EOT. Fig. 6 shows J g -T eff relationship of bottom-La inserted HfSiON at positive gate bias. Thanks to the EOT reduction and the drastic reduction of gate leakage current, scalability of HfSiON is improved and becomes to meet the ITRS 28nm (in 2011) targets. The V fb shift by La incorporation is understood to be originated from the dipole induced band-alignment modulation, which brings barrier-height enhancement for electron tunneling [7] . Figure 7 (a) and 7(b) show electron and hole mobility in HfCN/HfSiON (w/o bottom-La), respectively. The thickness of HfSiON and HfCN has no impact on the mobility and the comparative values to poly-Si/HfSiON gate stack [6] are obtained. This means that the MOCVD HfCN realizes damage-less metal gate process for HfSiON gate dielectrics. By using the bottom-La process to HfCN/HfSiON gate stacks, nMOS V th were successfully reduced as shown in Fig.8 . Figure 9 shows V th distribution with-in 300mm wafers with and without bottom-La insertion. As expected, tight distribution of V th in bottom-La inserted one was obtained, comparative to the V th distribution of HfCN/HfSiON without La incorporation. Figure 10 shows bottom-La thickness dependence of T inv for HfCN gate and EOT for FUSI gate. By comparing the both dependences, we can conclude that T inv for HfCN gate were reduced by HfCN gate in the case of small amount of La incorporation. This T inv reduction is presumably due to the oxygen scavenging effect of HfCN and favorable to pMOS in which La can not be used for T inv scaling. Figure 11 shows surface carrier density dependence of electron mobility in HfCN/HfSiON with bottom-La insertion. Some mobility degradations, particularly in low N s region, were observed for bottom-La inserted samples. However, the trade-off relationship between V th shift and mobility in high N s region, as shown in Fig. 12 , suggests the degradation is not so serious as to cancel the profits from V th reductions. In addition to V th controllability and high-mobility, bottom-La inserted HfSiON shows drastic improvement both in PBTI and TDDB and will meet 10years requirements, as shown in Fig.13 and Fig.14 , respectively.
Results and Discussions
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Conclusion
We propose the bottom-La inserted HfSiON gate dielectrics with MOCVD HfCN metal gate electrode. By using the bottom-La process, a robust V th controllability can be obtained, without serious mobility degradation. The bottom-La process successfully provides drastic reliability improvements in nMOS. MOCVD HfCN metal gate provides a reduction of T inv mismatch between nMOS and pMOS. This process will be promising for gate-first fabrication of HK/MG CMOS in 28nm node and beyond. Temp.=125ºC
